



Figure 4A

TOEOTO, SERBEBO

	stage D	stage C	stage B	stage A
15				
10 11 12 13 14 15				SUB [3]
13		:		SUB SUB [1] [2]
12				SUB [1]
11				SUB [0]
10				ADD [2]
6				ADD ADD ADD [0]
œ				ADD [0]
7				
9				
2				
4				
က				
7				
₹-				
0				

current pointer = 8 instruction length = 3 BTAC branch indicator = false target address[0:3] = n/a

next pointer = 11 carry = false fwrap = false stage swap mux selects stage A

shift = 0

Instruction Buffer Stage Selection Example: Case 1

LOEDZD. DZCBC

Figure 4B

	stage D	stage C	stage B	stage A
15				ADD [2]
14				ADD ADD [1]
10 11 12 13 14 15				(0]
12				
7				
10				
6				
8				
7				
9				
2				
4				
က			SUB [3]	
7			SUB [2]	
←			SUB [1]	
0			SUB [0]	

current pointer = 13
instruction length = 3
BTAC branch indicator = false
target address[0:3] = n/a

next pointer = 0 carry = true fwrap = false stage swap mux selects stage B

shift = 1

Instruction Buffer Stage Selection Example: Case 2

13. 13. Figure 4C

Deserge desert

	stage D	stage C	stage B	stage A
15				ADD [1]
10 11 12 13 14 15				ADD ADD [0]
13			_	
12				
1				
10				
6	· · · · · · · · · · · · · · · · · · ·			
80				
7				
9				
2				
4			SUB [3]	
3			SUB [2]	
2			SUB [1]	
+			SUB [0]	
0			ADD (2)	

current pointer = 14
instruction length = 3
BTAC branch indicator = false
target address[0:3] = n/a

next pointer = 1 carry = true fwrap = true stage swap mux selects stage B

shift = 1

Instruction Buffer Stage Selection Example: Case 3

TOEOTESE "CZOSOL

Figure 4D

	stage D	stage C	stage B	stage A
15				
14		·	SUB [3]	
10 11 12 13 14 15			SUB [2]	
12			SUB SUB [0]	
1			SUB [0]	
10	!			
6				
8				ე ე ე
7				10 (0) (1)
9	w			
2				
4				
က				
2				
-				
0				

current pointer = 7
instruction length = 2
BTAC branch indicator[7] = true
target address[0:3] = 11

next pointer = 9 carry = false fwrap = false stage swap mux selects stage B

shift = 1

Instruction Buffer Stage Selection Example: Case 4

Figure 4E

LOEDEDE ECECET

	stage D	stage C	stage B	stage A
15				20C
10 11 12 13 14	:		SUB [3]	JCC JCC [0] [1]
13			SUB [2]	
12			SUB SUB [0] [1]	
1			SUB [0]	
10				
6				
8			:	
7				
9				
5				
4				
က				
2				
-				
0				

current pointer = 14
instruction length = 2
BTAC branch indicator[14] = true
target address[0:3] = 11

next pointer = 0 carry = true fwrap = false stage swap mux selects stage B

shift = 1

Instruction Buffer Stage Selection Example: Case 5

DOEDSBIE DYDIOL

Figure 4F

	stage D	stage C	stage B	stage A
15				10)
10 11 12 13 14 15		SUB [3]		
13		SUB SUB [2] [3]		
12		SUB [1]		
11		SUB [0]		
10				
6				
æ				
7	_			
ဖ				
S				
4				
က				
2				
-				
0			3 E	

current pointer = 15
instruction length = 2
BTAC branch indicator[15] = true
target address[0:3] = 11

next pointer = 1 carry = true fwrap = true stage swap mux selects stage C

shift = 2

Instruction Buffer Stage Selection Example: Case 6

/ 112